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InSb nanowires have been formed by electrodeposition in porous anodic alumina templates and
employed as transistor channels. The 100 nm diameter nanowires had a zinc blende crystal structure.
Single-nanowire field-effect transistors 共NW-FETs兲 with a channel length of 500 nm exhibited
on-currents of ⬃40 A, on/off ratios of ⬃16– 20, drain conductances of ⬃71 S and field-effect
electron mobility of ⬃1200 cm2 V−1 s−1. Compared with reported NW-FETs, the on-current is large
and the current saturation occurs at low source-drain voltages. These characteristics can be
understood in terms of velocity saturation effects with enhanced scattering. © 2011 American
Institute of Physics. 关doi:10.1063/1.3587638兴
Nanowire field-effect transistors 共NW-FETs兲 have attracted significant research interest in recent years.1–3 While
a number of NW materials have been studied, narrow band
gap materials can provide one-dimensional 共1D兲 quantization
effects at modest diameter and high mobility, making them
suitable candidates for future nanoelectronics applications.
Compared to other common semiconductors, InSb has a high
room temperature mobility, low effective mass, and low 共direct兲 band gap, making it suitable for use in applications such
as high-speed, low-power transistors, tunneling FETs, and
infrared optoelectronics devices.4,5 The first reported highspeed and low-power InSb FETs were InSb/ In1−xAlxSb enhancement mode devices operating with an f max of 89 GHz
at Vds ⬍ 0.5 V.6 Intel and QinetiQ have demonstrated InSb
quantum well transistors with unity gain cutoff frequencies
above 250 GHz.7 The results on planar devices reflect the
potential for enabling high-performance devices.
The relatively large lattice mismatch between InSb and
commonly available semiconductor substrates presents a significant challenge for development of planar devices employing InSb epilayers. However, NW structures can be grown
without a lattice-matched substrate. The vapor-liquid-solid
共VLS兲 growth mechanism, where a metal seed particle of
desired diameter dispersed on a substrate acts as a point of
initiation of NW growth, has been utilized to grow InSb
NWs.8 Reported InSb NW-FET showed very good performance with either ambipolar or n-type channel
conduction.9–11 However, repeatable growth of InSb NWs is
challenging due to the difficulty in the stoichiometric growth
of InSb due to vapor pressure differences of In and Sb and
processing temperatures, barrier oxide layer formation
around NWs and various twin defect and stacking fault formation in the structure.12–14 Despite widespread use of the
VLS method, Hannon et al. recently demonstrated that in Si
NWs there is always a wetting issue arising from the diffusion of Au atoms into the NW sidewalls from the seed particle as the NW growth continues.15 An alternative growth
a兲
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method uses electrodeposition of the desired ionic species
into the nanochannels of a porous anodic alumina 共PAA兲
template with approximately cylindrical pores.16 The first reported InSb NWFETs using NWs grown by electrodeposition showed p-type channel conduction with a hole mobility
of ⬃57 cm2 V−1 s−1.17 In this letter, we report NW-FETs
employing individual, electrodeposited InSb NWs with high
on-current 共ION ⬃ 40 A兲 per NW and current saturation at
low drain-source 共S/D兲 voltage 共Vds兲.
Commercial PAA templates 共Anodisc 13 from Whatman兲 with a thickness of 60 m and a pore diameter that
tapered from 20 to 200 nm over the thickness were utilized.
A working electrode was formed by e-beam evaporation of
100 nm Au on the 20 nm pore side of the PAA surface. A
Pt-mesh counter electrode and an Ag/AgCl 共KCl兲 reference
electrode were employed in a three-electrode electrochemical
cell. The InSb NWs were grown by direct electrodeposition
in an aqueous solution, at pH 1.8 and at a reduction potential
of ⫺1.5 V.16 The as-deposited NWs were annealed in argon
atmosphere at 125 ° C for 6 h and then at 420 ° C for 4 h.16
The PAA template was then dissolved in 1M KOH solution
共overnight兲 and the NWs were released into isopropyl alcohol via sonication. The NWs were imaged using a Hitachi
field emission scanning electron microscope 共FESEM兲 and
FEI Titan 80–300 kV transmission electron microscope
共TEM兲.
Back-gated NW-FETs were fabricated using a p⫹ silicon
substrate as the gate contact and a 20 nm thermal oxide as
the gate dielectric. Following deposition of alignment markers, the NWs were dispersed onto the wafer by solution casting. Source and drain contacts were then individually aligned
to each wire and defined by an e-beam lithography, nickel
deposition 共90 nm兲, and liftoff process. Channel lengths
共LCH兲 and contact lengths were both 500 nm. The currentvoltage 共I-V兲 characteristics of the devices were measured
using a semiconductor parameter analyzer.
Figure 1 shows a high resolution TEM 共HRTEM兲 image
of one of the electrodeposited InSb NWs. The wires were
found to be single crystalline without any visible dislocations, twin defects or stacking faults. The magnified image
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FIG. 1. HRTEM image of an InSb NW. Lower left inset shows magnified
view of the individual lattice planes. Upper right inset shows the SAED
pattern of the InSb NW.

shows the lattice planes of the NW along with the 关111兴
growth direction. The inset shows the selective area electron
diffraction 共SAED兲 pattern obtained from FFT analysis,
which indicates a crystal structure consistent with that of
bulk InSb without any crystal defects. X-ray diffraction indicated a zinc blende structure with a lattice constant of
6.4782 Å. The wires were generally found to be tapered,
consistent with the tapering in the PAA template. Near the
narrow end, a diameter of ⬃100 nm is obtained over a
length of ⬃2 m. The device 共on which the present data is
shown兲 has a uniform diameter of around 100 nm as confirmed from the FESEM image.
The measured n-channel, room temperature output characteristics of the device are shown in Fig. 2 after the devices
are annealed at 300 ° C in argon ambient for 10 min. Before

FIG. 2. 共Color online兲 Output characteristics 共Id-Vgs兲 of the device after
annealing in argon.

FIG. 3. 共Color online兲 共a兲 Transfer characteristics 共Id-Vgs兲 and the transconductance versus gate voltage of the annealed device in linear regime 共Vds of
50 and 100 mV兲. 共b兲 Transfer characteristics 共Id-Vgs兲 of the annealed device
in saturation regime. Figure 3共b兲 inset illustrates the band diagram of
500 nm channel InSb NWFET at Vds = 0.5 V with subthreshold and above
threshold gate voltages.

annealing the representative devices showed no visible current saturation, channel resistance 共Rds兲 of 90 k ⍀ for small
Vds and a gate-source voltage 共Vgs兲 = 2 V, and heavily
contact-dominated output characteristics 共indicated by diodelike characteristics兲. After annealing, the low-field Rds at
Vgs = 2 V improved to 14 k ⍀ 共indicating reduction in contact effects upon annealing兲 and the devices exhibited I-V
characteristics more consistent with channel-dominated behavior including saturation, consistent with prior report.3 The
on-currents were found to be around 40 A for drain voltages of 1 V, significantly higher than reported values on
wider band gap materials. The extracted transconductance in
the linear regime of operation is shown in Fig. 3共a兲 and the
peak gm of 2.75 S for Vds = 100 mV was obtained from the
plot. Using a cylinder-on-plate capacitance model for the
gate 共since dNW Ⰷ tox兲 and the peak gm value,18 an effective
electron field-effect mobility of  ⬃ 1200 cm2 V−1 s−1 was
extracted. This value is significantly lower than reported values for bulk InSb, indicating that contact effects or scattering
mechanisms such as boundary scattering play a significant
role. In the saturation region 共Vds = 1 V兲, a peak gm of
16 S was extracted and the output resistance was
⬃75 k ⍀, yielding to an intrinsic gain 共Gm ⫻ Rds兲 of 1.2
In a long-channel metal-oxide-semiconductor FET
model, Id saturation corresponds to channel pinch-off at the
drain end of the channel, and the saturation 共knee兲 voltage is
Vknee = 共Vgs − Vth兲. In our devices, current saturation occurred
at Vds values around 500 mV even for 共Vgs − Vth兲 ⬃3 V.
This early onset of saturation indicates that a mechanism
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other than channel pinch-off is responsible for the saturation.
We did not observe hard saturation in the drain current up to
Vds = 1 V. The increase in Id with increasing Vds 共beyond
Vknee兲 can be explained, at least in part, by modulation of the
channel potential 共particularly near the source兲 by the drain.
Due to 1D electrostatics for the case in which the gate overlaps the S/D regions, the band bending near the source and
drain is exponential with a characteristic length of 
= 冑 共dwiredoxwire / ox兲 ⬇ 90 nm.19 Although a channel length
of ⬃5 should be long enough to avoid substantial short
channel electrostatic effects, a modest modulation of the
source barrier is expected. Fringing fields from the extended
drain contact also will modulate the channel potential.
Figure 3共a兲 illustrates the transfer characteristics of the
annealed devices in the linear regime at drain voltages of 50
mV and 100 mV, respectively, with an ION / IOFF ⬃ 16– 20.
These measurements were done following the high Vds measurements, which may have caused a bias-induced shift of
threshold voltage to a more negative value. Subthreshold
swings of several volts per decade were observed, which can
be explained in part by the relatively thick body 共NW diameter兲 but also likely indicating the presence of a high level of
interface traps between the oxide and NWs which is common
for this bottom-gate geometry, particularly on SiO2.
Figure 3共b兲 shows the transfer characteristics of the annealed devices in the saturation regime at drain voltages of
0.5 V and 1 V, respectively. An ION / IOFF ratio of ⬃12– 15
was observed and the threshold voltage was estimated near
⫺1 V. The inset shows the expected energy band diagram
along the 500 nm channel at S/D voltage of 0.5 V and both at
low and high gate bias points, reflecting the exponential potential profiles. Due to the low band gap, ambipolar behavior
starts to appear at this drain voltage and higher 共Vds of 1 V
also shown兲 and gate voltages below threshold. In this bias
regime, a thin drain barrier allows electrons to tunnel out of
the valence band into the drain, increasing the current. This
is consistent with the measured transfer characteristics which
show slight increase in current at high Vds and low Vgs, but
no drastic increase at lower Vds 关Fig. 3共a兲兴. The band gap of
the wire can be approximated from the ION / IOFF ratio to be
⬃0.20
eV,
using
the
relationship
共ION / IOFF兲
= 共1 / 2兲exp共Eg / 2kT兲. This value is consistent with the accepted value of 0.175 eV for crystalline InSb. While this
relationship is strictly correct for a 1D, ballistic channel at
low drain voltages, it can provide an estimate of band gap for
devices in which both electrons and holes can be readily
injected and heavily doped “body” regions are not present.
The carrier velocity can be estimated and compared to
the bulk saturation velocity vsat for InSb. The number of
carriers in the channel per unit length at Vgs = 2 V can be
estimated by the gate capacitance and gate voltage to be
⬃4.7⫻ 107 cm−1. In conjunction with the measured saturation current of 40 A, an average electron velocity can be
calculated to be ⬃5.3⫻ 106 cm/ s. This is significantly lower
than the 4 ⫻ 107 cm/ s vsat of bulk InSb.20 While detailed
calculations of vsat in NWs are not available, a reduced vsat
could result from enhanced scattering 共surface, electron–
phonon, and electron–electron兲 in the NWs and is generally
consistent with the observation of mobility lower than reported bulk values. For velocity saturation, the critical electric field 共Ecrit兲 should to be related to the vsat by vsat
⬃ Ecrit. Assuming that our inferred velocity corresponds to

vsat, and using our measured µ, we estimate Ecrit
⬃ 5000 V / cm. The electric field at the onset of saturation
共Vknee / LCH ⬃ 10 kV/ cm兲 is consistent with this estimate, indicating that a velocity saturation model may be valid.
The room temperature ballistic mean free path of the
electrons in bulk InSb is reported to be 580 nm.6 Based on
the channel length in the present study 共500 nm兲, one might
expect the devices to be operating in a semiballistic transport
regime. However, the measured gm in our NW-FET is significantly smaller than the conductance quantum G0 共G0
= 2e2 / h = 77.5 S兲, indicating that the devices are not in the
ballistic limit. This is consistent with the observation of 
lower than the bulk value and associated enhanced scattering.
In summary, n-channel InSb NWFETs were fabricated
using single crystalline electrodeposited InSb NWs. The
measured room temperature I-V characteristics show low
on-resistance, high drain current and saturation at low Vds.
An ION / IOFF ratio of ⬃20 in the linear and saturation regimes
and an electron mobility of 1200 cm2 V−1 s−1 were
achieved. The ION / IOFF ratio and ambipolar behavior are
both indicative of the low band gap of the InSb NWs.
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